Friday, 29 Mar, 2024

+91-9899775880

011-47044510

011-49075396

Implementation of Status Register with UART by VHDL

International Journal of Management Prudence

Volume 4 Issue 2

Published: 2012
Author(s) Name: Neeta Choubey, H.R. Singh | Author(s) Affiliation: 1- Student, Oriental University, Indore, M.P; 2-Principal, Oriental University, Indore, M.P.
Locked Subscribed Available for All

Abstract

In parallel communication the cost as well as complexity of the system increases due to simultaneous transmission of data bits on multiple wires. Serial communication alleviates this drawback and emerges as effective candidate in many applications for long distance communication as it reduces the signal distortion because of its simple structure. This paper focuses on the VHDL implementation of UART with status register which supports asynchronous serial communication. The paper presents the architecture of UART which indicates, during reception of data, parity error, framing error, overrun error and break error using status register. The whole design is functionally verified using Xilinx ISE Simulator.

Keywords: Universal Asynchronous Receiver Transmitter, Status Register, VHDL Implementation, ISE Simulator, Asynchronous Serial Communication

View PDF

Refund policy | Privacy policy | Copyright Information | Contact Us | Feedback © Publishingindia.com, All rights reserved