Thursday, 23 May, 2024




Area Optimized and Frequency Efficient 1024 Point Radix-2 FFT Processor on FPGA

International Journal of Research in Signal Processing, Computing & Communication System Design

Volume 3 Issue 1

Published: 2017
Author(s) Name: Md. Ali Ghazi Islam, Kazi Nikhat Parvin, Md. Zakir Hussain | Author(s) Affiliation: M. E. Student, ECED, Muffakham Jah College of Engineering and Tech., Hyderabad, Telangana, India.
Locked Subscribed Available for All


This paper presents optimized area and frequency efficient Fast Fourier Transform (FFT) processor using radix-2 Decimation in Time (DIT) algorithm. The proposed FFT processor is a complex FFT processor where a time-multiplexed approach to the butterfly of 1024 point, fixed, 32-bit, based on Field Programmable Gate Array (FPGA) is designed. The architecture is based on burst I/O and the pipelined-streaming I/O structure in the butterfly module and the ping-pong operation which is clocking at 480 MHz on Xilinx vertex 6 xc6vlx550t-2ff1759.

Keywords: Fast fourier transform, Field programmable gate array, Ping-pong operation, Pipelined-streaming I/O, Time-multiplexed butterfly.

View PDF

Refund policy | Privacy policy | Copyright Information | Contact Us | Feedback ©, All rights reserved